rev.2.00, jul.16.2004, page 1 of 6 HD74AC123A dual retriggerable resettable multivibrator rej03d0245 0200z (previous ade-205-365 (z)) rev.2.00 jul.16.2004 description each half of the HD74AC123A features retriggerable capability, complementary dc level triggering and overriding direct clear. when a circuit is in the quasi-stable (delay) state, another trigger applied to the inputs (per the truth table) will cause the delay period to start again, without disturbing the outputs. by repeating this process, the output pulse period (q high, q low) can be made as long as desired. alternatively, a delay period can be terminated at any time by a low signal on c d , which also inhibits triggering. an internal connection from c d to the input gate makes it possible to trigger the circuit by a positive-going signal on c d , as shown in the truth table. for timing capacitor values greater than 1000 pf, the output pulse width is defined as follows. where t w is in ns, r x is in k ? and c x is in pf. t w = r x c x features ? outputs source/sink 24 ma ? ordering information part name package type package code package abbreviation taping abbreviation (quantity) HD74AC123Ap dip-16 pin dp-16e, -16fv p HD74AC123Afpel sop-16 pin (jeita) fp-16dav fp el (2,000 pcs/reel) HD74AC123Arpel sop-16 pin (jedec) fp-16dnv rp el (2,500 pcs/reel) notes: 1. please consult the sales office for the above package availability. 2. the packages with lead-free pins are distinguished from the conventional products by adding v at the end of the package code. pin arrangement 1 2 3 4 5 6 7 8 a 1 b 1 c d1 q 1 q 2 c x2 r x2 c x2 gnd v cc r x1 c x1 c x1 q 1 q 2 c d2 b 2 a 2 16 15 14 13 12 11 10 9 (top view)
HD74AC123A rev.2.00, jul.16.2004, page 2 of 6 logic symbol 7 (15) 11 (3) v cc = pin16 gnd = pin8 a b r x c x c x 6 (14) 5(13) 9(1) 10(2) q q c d 12(4) pin names a 1 , a 2 trigger inputs (active falling edge) b 1 , b 2 trigger inputs (active rising edge) c d1 , c d2 direct clear inputs (active low) q 1 , q 2 positive pulse outputs q 1 , q 2 negative pulse outputs triggering truth table inputs ab c c c c d response xxl no trigger l x no trigger h h trigger h xno trigger l h trigger lh trigger h : high voltage level l : low voltage level x : immaterial : low-to-high transition : high-to-low transition
HD74AC123A rev.2.00, jul.16.2004, page 3 of 6 absolute maximum ratings item symbol ratings unit condition supply voltage v cc ?0.5 to 7 v ?20 ma v i = ?0.5v dc input diode current i ik 20 ma v i = vcc+0.5v dc input voltage v i ?0.5 to vcc+0.5 v ?50 ma v o = ?0.5v dc output diode current i ok 50 ma v o = vcc+0.5v dc output voltage v o ?0.5 to vcc+0.5 v dc output source or sink current i o 50 ma dc v cc or ground current per output pin i cc , i gnd 50 ma storage temperature tstg ?65 to +150 c recommended operating conditions item symbol ratings unit condition supply voltage v cc 2 to 6 v input and output voltage v i , v o 0 to v cc v operating temperature ta ?40 to +85 c v cc = 3.0v v cc = 4.5 v input rise and fall time (except schmitt inputs) v in 30% to 70% v cc tr, tf 8 ns/v v cc = 5.5 v dc characteristics ta = 25 c ta = ?40 to +85 c item sym- bol vcc (v) min. typ. max. min. max. unit condition 3.0 2.1 1.5 ? 2.1 ? 4.5 3.15 2.25 ? 3.15 ? v ih 5.5 3.85 2.75 ? 3.85 ? v out = 0.1 v or v cc ?0.1 v 3.0 ? 1.50 0.9 ? 0.9 4.5 ? 2.25 1.35 ? 1.35 input voltage v il 5.5 ? 2.75 1.65 ? 1.65 v v out = 0.1 v or v cc ?0.1 v 3.0 2.9 2.99 ? 2.9 ? 4.5 4.4 4.49 ? 4.4 ? 5.5 5.4 5.49 ? 5.4 ? v in = v il or v ih i out = ?50 a 3.0 2.58 ? ? 2.48 ? i oh = ?12 ma 4.5 3.94 ? ? 3.80 ? i oh = ?24 ma v oh 5.5 4.94 ? ? 4.80 ? v in = v il or v ih i oh = ?24 ma 3.0 ? 0.002 0.1 ? 0.1 4.5 ? 0.001 0.1 ? 0.1 5.5 ? 0.001 0.1 ? 0.1 v in = v il or v ih i out = 50 a 3.0 ? ? 0.32 ? 0.37 i ol = 12 ma 4.5 ? ? 0.32 ? 0.37 i ol = 24 ma output voltage v ol 5.5 ? ? 0.32 ? 0.37 v v in = v il or v ih i ol = 24 ma input leakage current i in 5.5 ? ? 0.1 ? 1.0 av in = v cc or gnd i old 5.5???86?mav old = 1.1 v dynamic output current * i ohd 5.5 ? ? ? ?75 ? ma v ohd = 3.85 v quiescent supply current i cc 5.5 ? ? 130 ? 220 av in = v cc or ground * maximum test duration 2.0 ms, one output loaded at a time.
HD74AC123A rev.2.00, jul.16.2004, page 4 of 6 ac characteristics: HD74AC123A ta = +25c c l = 50 pf ta = ?40c to +85c c l = 50 pf item symbol v cc (v) * 1 min typ max min max unit condition propagation delay t plh 3.3 1.0 ? 19.0 1.0 22.0 ns cext = 0 pf a or b to q 5.0 1.0 ? 15.0 1.0 17.0 rest = 5 k ? propagation delay t phl 3.3 1.0 ? 19.0 1.0 22.0 ns a or b to q 5.0 1.0 ? 15.0 1.0 17.0 propagation delay t plh 3.3 1.0 ? 15.0 1.0 18.0 ns c dn to q 5.0 1.0 ? 12.0 1.0 13.5 propagation delay t phl 3.3 1.0 ? 15.0 1.0 18.0 ns c dn to q 5.0 1.0 ? 12.0 1.0 13.5 note: 1. voltage range 3.3 is 3.3 v 0.3 v voltage range 5.0 is 5.0 v 0.5 v ac operating requirements: HD74AC123A ta = +25c c l = 50 pf ta = ?40 to +85c c l = 50 pf item symbol v cc (v) * 1 typ guaranteed minimum unit condition pulse width t w 3.3 ? 5.0 7.0 ns cext = 0 pf a or b or c dn 5.0 ? 4.5 5.0 rext = 5 k ? recovery time t rec 3.3 ? 2.0 2.0 ns c dn to a or b 5.0 ? 2.0 2.0 note: 1. voltage range 3.3 is 3.3 v 0.3 v voltage range 5.0 is 5.0 v 0.5 v ta = +25c c l = 50 pf ta = ?40c to +85c c l = 50 pf item symbol v cc (v) * 1 min typ max min max unit condition output pulse width t wq 3.3 ? ? ? ? ? ms cext = 0.1 f 5.0 0.90 ? 1.10 0.85 1.15 rext = 10 k ? minimum output t wq(min) 3.3 190 ? 350 170 380 ns cext = 28 pf pulse width 5.0 160 ? 300 140 330 rext = 2 k ? note: 1. voltage range 3.3 is 3.3 v 0.3 v voltage range 5.0 is 5.0 v 0.5 v cext and rext should be connected as close to the ic terminals as possible, in order to prevent malfunction.
HD74AC123A rev.2.00, jul.16.2004, page 5 of 6 package dimensions 16 18 9 19.2 20.32 max 6.3 7.4 max 5.06 max 2.54 min 0.51 min package code jedec jeita mass (reference value) dp-16e conforms conforms 1.05 g 2.54 0.25 0.48 0.1 0.89 1.3 7.62 0.25 + 0.1 ? 0.05 0 ? ? 15 ? as of january, 2003 unit: mm 16 18 9 19.2 20.32 max 6.3 7.4 max 5.06 max 2.54 min 0.51 min package code jedec jeita mass (reference value) dp-16fv conforms conforms 1.05 g 2.54 0.25 *ni/pd/au plating *0.48 0.08 0.89 1.3 7.62 *0.25 0.06 0 ? ? 15 ? unit: mm
HD74AC123A rev.2.00, jul.16.2004, page 6 of 6 package code jedec jeita mass (reference value) fp-16dav ? conforms 0.24 g *ni/pd/au plating *0.20 0.05 *0.40 0.06 0.12 0.15 m 2.20 max 5.5 10.06 0.80 max 16 9 1 8 10.5 max + 0.20 ? 0.30 7.80 0.70 0.20 0 ? ? 8 ? 0.10 0.10 1.15 1.27 as of january, 2003 unit: mm package code jedec jeita mass (reference value) fp-16dnv conforms conforms 0.15 g *ni/pd/au plating 1.27 16 9 1 8 0.15 0.25 m 1.75 max 3.95 *0.20 0.05 9.9 0 ? ? 8 ? 10.3 max + 0.10 ? 0.30 6.10 + 0.67 ? 0.20 0.60 + 0.11 ? 0.04 0.14 *0.40 0.06 0.635 max 1.08 as of january, 2003 unit: mm
keep safety first in your circuit designs! 1. renesas technology corp. puts the maximum effort into making semiconductor products better and more reliable, but there is a lways the possibility that trouble may occur with them. trouble with semiconductors may lead to personal injury, fire or property damage. remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placeme nt of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap. notes regarding these materials 1. these materials are intended as a reference to assist our customers in the selection of the renesas technology corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to renesas t echnology corp. or a third party. 2. renesas technology corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials. 3. all information contained in these materials, including product data, diagrams, charts, programs and algorithms represents i nformation on products at the time of publication of these materials, and are subject to change by renesas technology corp. without notice due to product improvement s or other reasons. it is therefore recommended that customers contact renesas technology corp. or an authorized renesas technology corp. product distrib utor for the latest product information before purchasing a product listed herein. the information described here may contain technical inaccuracies or typographical errors. renesas technology corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies o r errors. please also pay attention to information published by renesas technology corp. by various means, including the renesas techn ology corp. semiconductor home page (http://www.renesas.com). 4. when using any or all of the information contained in these materials, including product data, diagrams, charts, programs, a nd algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. renesas technology corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein. 5. renesas technology corp. semiconductors are not designed or manufactured for use in a device or system that is used under ci rcumstances in which human life is potentially at stake. please contact renesas technology corp. or an authorized renesas technology corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerosp ace, nuclear, or undersea repeater use. 6. the prior written approval of renesas technology corp. is necessary to reprint or reproduce in whole or in part these materi als. 7. if these products or technologies are subject to the japanese export control restrictions, they must be exported under a lic ense from the japanese government and cannot be imported into a country other than the approved destination. any diversion or reexport contrary to the export control laws and regulations of japan and/or the country of destination is prohibited. 8. please contact renesas technology corp. for further details on these materials or the products contained therein. sales strategic planning div. nippon bldg., 2-6-2, ohte-machi, chiyoda-ku, tokyo 100-0004, japan http://www.renesas.com renesas technology america, inc. 450 holger way, san jose, ca 95134-1368, u.s.a tel: <1> (408) 382-7500 fax: <1> (408) 382-7501 renesas technology europe limited. dukes meadow, millboard road, bourne end, buckinghamshire, sl8 5fh, united kingdom tel: <44> (1628) 585 100, fax: <44> (1628) 585 900 renesas technology europe gmbh dornacher str. 3, d-85622 feldkirchen, germany tel: <49> (89) 380 70 0, fax: <49> (89) 929 30 11 renesas technology hong kong ltd. 7/f., north tower, world finance centre, harbour city, canton road, hong kong tel: <852> 2265-6688, fax: <852> 2375-6836 renesas technology taiwan co., ltd. fl 10, #99, fu-hsing n. rd., taipei, taiwan tel: <886> (2) 2715-2888, fax: <886> (2) 2713-2999 renesas technology (shanghai) co., ltd. 26/f., ruijin building, no.205 maoming road (s), shanghai 200020, china tel: <86> (21) 6472-1001, fax: <86> (21) 6415-2952 renesas technology singapore pte. ltd. 1, harbour front avenue, #06-10, keppel bay tower, singapore 098632 tel: <65> 6213-0200, fax: <65> 6278-8001 renesas sales offices ? 200 4. re nesas technology corp ., all rights reser v ed. printed in ja pan. colophon .1.0
|
